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Abstract
The majority of transistors in a modern microprocessor are used to implement static ran-
dom access memories (SRAM). Therefore, it is important to analyze the reliability of SRAM 
blocks. During the SRAM design, it is important to build in design margins to achieve an 
adequate lifetime. The two main wearout mechanisms that increase a transistor’s thresh-
old voltage are bias temperature instability (BTI) and hot carrier injections (HCI). BTI and 
HCI can degrade transistors’ driving strength and further weaken circuit performance. In 
a microprocessor, first-level (L1) caches are frequently accessed, which make it especially 
vulnerable to BTI and HCI. In this chapter, the cache lifetimes due to BTI and HCI are 
studied for different cache configurations, namely, cache size, associativity, cache line size, 
and replacement algorithm. To give a case study, the failure probability (reliability) and 
the hit rate (performance) of the L1 cache in a LEON3 microprocessor are analyzed, while 
the microprocessor is running a set of benchmarks. Essential insights can be provided 
from our results to give better performance-reliability tradeoffs for cache designers.
Keywords: reliability analysis, SRAM stability, cache configurations, microprocessors, 
semiconductor microelectronics, very-large-scale integration (VLSI)
1. Introduction
As smaller technology nodes bring significant benefits like more density and lower power 
consumptions, they also pose significant reliability challenges. Not only do the manufactur-
ing variations make the resulting transistors unreliable at low-voltage operation but also they 
take less time to wear out, making them more prone to failures in the field. The increasing 
reliability concerns hold for all types of microelectronic devices from electronics used in aero-
space applications where reliability requirement is extremely critical, to mobile devices where 
product reliability can strongly affect market share.
© 2018 The Author(s). Licensee IntechOpen. This chapter is distributed under the t rms of the Crea ive
Comm ns Attribution Lic nse (http://creativecommons.org/licenses/by/3.0), which permits unrestricted use,
distribution, and reproduction in any medium, provided the original work is properly cited.
BTI and HCI are two of the most dominating wearout mechanisms that increase the threshold 
voltage (V
th
) of a transistor. As a result of BTI and HCI, the driving strengths of the aged transis-
tors are weakened, which eventually could cause timing violations and faulty operation. During 
the static-stress window when a transistor is kept ON, BTI kicks in. There are two forms of BTI: 
Negative BTI (NBTI) and Positive BTI (PBTI). NBTI affects the threshold voltage of a PMOS 
transistor when its gate is applied LOW; and PBTI affects the threshold voltage of a NMOS 
transistor when its gate is applied HIGH. On the other hand, HCI happens when a transistor 
flips from being OFF to ON or vice versa. Therefore, HCI is more acute to those transistors that 
switch frequently.
In a modern microprocessor, static random access memories (SRAM) take the majority of 
the transistors, and thus the reliability of the SRAM cells is essential for circuit designers. 
Moreover, the first-level (L1) data cache is frequently accessed (read and written), making it 
very vulnerable to HCI. But at the same time, it also stores data for a significant amount of 
time, making it also vulnerable to BTI. Besides, cache efficiency is one of the most important 
characteristics for microprocessor system performance. Basically, for microprocessor design-
ers, it is very important to understand both the performance and the reliability of the cache 
systems. There are many prior works [1–3] focused on cache architecture to improve cache 
efficiency. However, when different advanced techniques are used to achieve higher perfor-
mance, it is still unknown how the reliability of the cache is changed. In this chapter, the 
failure probability of the L1 data cache is investigated for a LEON3 microprocessor when dif-
ferent design configurations are applied: associativity, cache line size, cache size, and replace-
ment algorithm. We analyzed the impact of cache configurations on failure rates and cache 
efficiency so that cache designers can achieve performance-reliability tradeoff according to 
their design budgets (area, power, lifetime, etc.). We also study the impact of error correcting 
codes (ECC) on cache reliability.
BTI and HCI cause driving-strength mismatch in a traditional six-transistor (6T) SRAM cell. 
Because SRAM stability is extremely sensitive to transistor mismatches, BTI and HCI pose a 
significant problem to SRAM reliability [4–6]. In [7–9], the authors analyzed SRAM stability by 
assuming two ideal stress conditions, that is, static stress (0% or 100% duty cycle) and alternat-
ing stress (50% duty cycle). However, the realistic stress conditions of the SRAM cells really 
depend on customer usages (workload). In [10–13], the authors estimated the SRAM degrada-
tion due to BTI based on the realistic stress conditions considering the actual workload. On 
the other hand, the impact of the HCI effect on SRAM stability is not as studied as BTI because 
BTI is usually dominant due to its frequency independence. However, HCI is becoming more 
concerning as operating frequencies of nowadays chips are GHz-level [14, 15]. Some prior arts 
have investigated the HCI effect on SRAM cell stability [16, 17], and in [16], the simulation 
results are even compared with silicon experimental results.
Other research efforts have focused on balancing the amount of time that logic ‘0’ and ‘1’ values 
are stored in the cells with the aim to provide a BTI-optimal duty cycle distribution [18, 19], 
and by implementing redundancy into the cache design to combat BTI-induced wearout [20]. 
Gunadi et al. [19] also proposed to mitigate the HCI degradation by providing a uniform distri-
bution of cache accesses across sets.
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In this chapter, we stress SRAM cells under different stress conditions and analyze the SRAM 
stability due to BTI and HCI. As a case study, the L-1 data cache of a state-of-art microproces-
sor (LEON3) is studied, and cache reliability and cache efficiency are analyzed by considering 
the realistic workload when the microprocessor is running a set of benchmarks.
2. Device-level wear-out mechanisms
We first model BTI and HCI at the device level and then abstract the models to the system level.
2.1. NBTI/PBTI
Negative BTI, as known as NBTI, is the degradation for PMOS transistors when negative gate-
to-source voltage is applied. Positive BTI, known as PBTI, is the degradation of NMOS devices 
under positive gate-to-source voltage. Both NBTI and PBTI can cause an increase in the thresh-
old voltage and the consequent decrease in drain current and transconductance of a MOSFET.
According to trapping/de-trapping theory [21], the threshold voltage shift ( Δ V 
th
 )  due to BTI is 
modeled as a function of time under DC stress ( t 
DC
 ):
  Δ V 
th
 (DC)  = φ (T,  E F ) (A + Bln ( t DC ) ) (1)
where  φ is proportional to the number of available traps and is a function of temperature, 
T, and the Fermi level,  E 
F
 , and A and B are constants. The temperature dependence of BTI is 
incorporated in  φ with the Arrhenius relationship:
  φ (T,  E F )  =  φ 0  g ( E F )   e − E a /kT (2)
where  k is a constant,  T is temperature, and  E 
a
 is the activation energy. Since the frequency 
dependency of BTI has been considered as relatively insignificant, especially for low- 
frequency signals [22], it is not included in this work. However, the duty cycle,  α , can affect 
the  Δ V 
th
 , and it is incorporated as an effective Fermi level, where  E 
F,eff  = α  E F,on +  (1 − α)   E F,off . Here,  E F,on 
and  E 
F,off are the Fermi levels when the transistor is ON and OFF, respectively. The duty cycle 
accounts for the time under stress,  t 
stress
 , and the recovery time,  t 
rec
 , since  α =  t 
stress
  /  ( t stress +  t rec ) . The 
function  g (α) in Eq. (2) is a nonlinear function of  α , which has  g (1)  = 1 and  g (0) = 0 [21]. Overall,
  Δ V 
th
  =  φ 
0
   e − E a /kT  g ( t stress  /  ( t stress +  t rec ) ) ∙  (A + Bln ( t stress +  t rec ) ) (3)
where  φ 
0
 is a constant. The constants were obtained from the experimental results in [23].
2.2. HCI
Hot carrier injection (HCI) is the phenomenon where electron or a “hole” gains sufficient kinetic 
energy to overcome a potential barrier necessary to break an interface state to be injected into 
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the gate oxide. HCI is one of the mechanisms that adversely affect the reliability of semiconduc-
tors of solid-state devices. More specifically, some of the device parameters such as the thresh-
old voltage, channel mobility, drain saturation current, and transconductance can be degraded 
due to HCI. HCI was a major concern for NMOS transistors historically, and the HCI effect 
on PMOS transistors was relatively negligible. This was because holes have a smaller impact 
ionization rate than electrons, and the  Si − Si  O 
2
 barrier for holes is also higher than electrons. 
However, researchers have recently observed HCI effects on PMOS transistors [24].
As hot carriers are generated during switching of the transistors, the HCI effect is directly 
proportional to the switching frequency. In this chapter, we used the predictive HCI lifetime 
models for long-term performance-degradation simulations, where the  Δ V 
th
 degradations due 
to HCI during stress time are modeled as [25–27]:
  Δ V 
tp/tn
  =  A 
HCI
   ( r trans   t stress   t trans ) n (4)
where t
stress
 is the stress time, r
trans
 is the frequency-dependent transition rate, t
trans
 is the tran-
sition time, and  A 
HCI
 is a constant that depends on the inversion charge, the trap generation 
energy, the hot electron mean free path, and other process-dependent factors [28, 29].
3. SRAM stability
3.1. SRAM cell
Each SRAM cell can store one bit, and it is usually implemented using six transistors, which 
is well known as 6T SRAM cell. The structure of a 6T SRAM cell is shown in Figure 1. The 
core of the cell is formed by two CMOS inverters (the four labeled transistors in Figure 1), 
where the output potential of each inverter is fed as input into the other. The formed feedback 
loop stabilizes the inverters to their respective state. Besides the inverter loop, the remaining 
unlabeled two transistors in Figure 1 are the access transistors, which are controlled by the 
word and bit lines, WL and BL, respectively. WL and BL are used to read and write from or 
to the cell. When the word line (WL) is low, the access transistors are turned OFF, and the cell 
is in standby mode. When reading, the word line (WL) is HIGH and the access transistors are 
Figure 1. A typical 6T SRAM cell.
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ON to allow the stored bit reflected at the bit lines. When writing, the word line (WL) is also 
HIGH to turn access transistors ON, and the asserted bit lines are strong enough to write the 
data into the inverter loop.
For the 6T SRAM cell mentioned above, all the transistors will be affected by the HCI effect 
during a write access when the stored bit changes. For the BTI effect, it happens when the 
stored bit is stable and the transistors are in static stress. More specifically, when the stored 
bit is a ‘0,’ the PMOS transistor  T 
P1 and the NMOS transistor  T N2 are stressed because they are turned ON, meaning they are undergoing NBTI and PBTI, respectively. On the other hand, if 
a ‘1’ is stored, the other two transistors T 
P2
 and  T 
N1 are turned ON, and they are suffering from NBTI and PBTI, respectively. It is worth noting that, when one pair of transistors ( T 
P1 and  T N2 , 
for example) is under stress and undergoing BTI, the other pair ( T 
P2
 and  T 
N1 ) is not under stress 
and is under recovery from BTI degradation. However, overall, these transistors that form the 
inverter loop ( T 
P1 ,  T N2 ,  T P2 , and  T N1 ) are continuously aging regardless of whether the cell is being 
read or write [30]. For the access transistors, they are only affected by BTI during the SRAM 
cell is being accessed (when WL is HIGH). Thus, the access transistors are much less sensitive 
to BTI than the inverter-loop transistors. In this chapter, we focus on the aging of the inverter-
loop transistors.
3.2. Extraction of activity, temperature, IR-drop profiles
BTI and HCI effect not only depends on the time that the device is under stress but also depends 
on temperature. The time that the device is under stress is referred to as stress time in the fol-
lowing chapter. For BTI, the stress time is proportional to the duty cycle, that is, for a NMOS 
transistor, the stress time is equal to the total time (that the circuit is working) multiplied by the 
percentage so that the gate voltage is HIGH, while for PMOS transistors, it is equal to the total 
time multiplied by the percentage so that the gate voltage is LOW. For HCI, the stress time is 
proportional to the number of switching.
For the memory block within a microprocessor, it is not feasible to run SPICE simulations to 
get the activity (duty cycle, switching) profile of each SRAM cell. In our work, we utilize a 
FPGA emulation system to simulate the microprocessor. Being doing so, we are able to run 
benchmarks on the microprocessor and extract the activity profile in an efficient manner. Our 
framework to extract activity profiles is shown in Figure 2, which also includes the further 
steps to extract thermal profiles. To extract the activity profile, we synthesized the hardware 
RTL of the design into an FPGA and placed counters at the I/O ports of the data cache. The 
placed counters can track both the state probabilities (duty cycle) and the toggle rates at the I/O 
ports when the microprocessor is running benchmarks. The state probability is the probability 
of a net at each logic state, that is, logic ‘0’ and logic ‘1,’ and the toggle rates are the number 
of toggles that a net has during a unit period, for example, 1 ns. The extracted activities (state 
probabilities and toggle rates) were then used for activity propagation to get the complete 
activity profile of all the SRAM cells.
Besides activity extraction, the thermal profile throughout the microprocessor is also extracted. 
Moreover, because the SRAM stability strongly depends on voltage, we also consider the 
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impact of IR-drop in our work. As shown in Figure 2, the netlist was used for layout genera-
tion, and then RC parasitics from the layout, along with the activity profile, are fed to extract 
the power profile and the consequent thermal profile, using the power simulator [31] and the 
thermal simulator [32], respectively, for every module block of the microprocessor system.
In this chapter, we used the open-source microprocessor called LEON3 [33] as a case study. 
LEON3 is well known for space applications with high-level reliability requirement. We have 
implemented LEON3 with superscalar abilities on a commercial 90 nm technology process. 
The logic part of the LEON3 core includes a 32-bit multiplier (MUL), a 32-bit divider (DIV), a 
32-bit general purpose integer unit (IU), and a memory management unit (MMU). The memory 
part of the LEON3 core consists of data caches (D-Caches) and instruction caches (I-Caches), 
cache tag units (Dtags and Itags), and window-based register file (RF). In this chapter, we focus 
our analysis on L1 D-Caches due to its importance to microprocessor performance and its high 
sensitivity to aging effects. The proposed method is applicable to other memory blocks as well.
Standard benchmarks from MiBench [34] were used as the microprocessor applications. 
Figures 3 and 4 show the distributions of the state probabilities and the transition rates, 
respectively, of the data cache, when the microprocessor is running a standard benchmark. 
Figure 5 shows the average temperature distribution and average IR-drop distribution when 
the microprocessor is running a standard benchmark.
3.3. SRAM stability degradation analysis under BTI and HCI
In this chapter, several performance metrics were used to characterize SRAM stability, includ-
ing the read and retention static noise margins (SNMs), the read current (IREAD), the minimum retention voltage (Vdd-min-ret), and the write margin. SNM is a key figure of merit for an 
SRAM cell. It is the minimum DC noise voltage necessary to change the state of an SRAM cell 
and can be extracted by nesting the largest possible square in the two voltage transfer curves 
Figure 2. The FPGA-based aging assessment framework, which is used to extract the duty cycle/toggle-rate profiles, 
temperature profile, and the IR-drop profile.
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(VTC) of the involved CMOS inverters [35]. The read SNM is measured when the access 
transistors are turned ON, while for the retention SNM, the access transistors are OFF. IREAD is the current flowing through pull-down transistors during a read access, and it is inversely 
proportional to access time. Vdd-min-ret is the minimum supply voltage that an SRAM can 
retain the stored bit. The write margin is the minimum voltage needed to flip the state of the 
cell, with the access transistors are ON. The lifetime calculations in this chapter are based on 
the following assumption: when any of these four metrics mentioned above has degraded to 
a predefined threshold, the SRAM cell is said to have failed and thus the lifetime of the cell 
is calculated.
In this chapter, the process variations of two important parameters, channel length and thresh-
old voltage, are included, assuming they follow normal distribution with standard deviation 
equal to 10% of their corresponding nominal values.
Figure 3. (a) The distribution of state probability for the 32 KB data cache shown in 1024 words and (b) the histogram of 
the state probability distribution in the number of SRAM cells.
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Figure 5. (a) The average temperature distribution and (b) the average IR-drop distribution of the microprocessor while 
running a standard benchmark.
Figure 4. (a) The distribution of transition rate for the 32 KB data cache shown in 1024 words and (b) the histogram of 
the transition-rate distribution in the number of SRAM cells.
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Figures 6 and 7 show the degradation of the read SNM, the write margin, the Vdd-min-ret, 
and the IREAD of a memory cell due to BTI and HCI, respectively. As it is seen from Figure 6, BTI severely degrades the read SNM as well as the write margin. The Vdd-min-ret is also affected, 
Figure 6. The degradation of the write margin, the read SNM, the Vdd-min-ret, and the IREAD of a memory cell due to BTI 
shown in (a)–(d), respectively.
Figure 7. The degradation of the write margin, the read SNM, the Vdd-min-ret, and the IREAD of a memory cell due to 
HCI shown in (a)–(d), respectively.
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while the IREAD is relatively unaffected. On the one hand, HCI, as shown in Figure 7, only 
degrades IREAD and improves the other three cell performances. This is because the cell becomes 
increasingly skewed under BTI as some devices degrade more than the others. This leads to 
impaired noise immunity. On the other hand, all the devices undergo the same stress due to 
HCI, as explained in Section 3.1.
4. Lifetime analysis
4.1. Memory cell lifetime characterization
To estimate the SRAM lifetimes due to BTI and HCI, the activity profile, thermal profile, and 
IR-drop profile of the memory were collected by the framework as shown in Section 3.2. The 
stress and thermal profiles are fed into the BTI and HCI models described in Section 2 to 
obtain the threshold voltage degradation. Then, the thermal profile, IR-drop profile, the BTI 
and HCI threshold voltage degradations, together with process parameter variations, were 
used to analyze the degradation of SRAM stability via Monte Carlo SPICE simulations (2000 
samples for each Monte Carlo run). As mentioned in Section 3.3, an SRAM cell is assumed to 
have failed when any of the aforementioned four metrics degrades the predefined threshold 
levels. Then, the lifetime of the SRAM cell is obtained by interpolating the two time stamps 
where the failure happens in between. To characterize the cell lifetime, the cell is simulated 
2000 times for each of the time stamps in SPICE. The time stamps basically define the level of 
BTI/HCI degradations, that is, the BTI/HCI-induced threshold voltage shifts are back anno-
tated to the SPICE netlist for Monte Carlo simulations.
If we run Monte Carlo SPICE simulations for each cell for each time stamp, it would be very 
time-consuming and not practical. To address the large number of cells, the state probabilities 
and toggle rates are partitioned into 21 stress states (0%, 5%, 10%, …, 95%, 100%) for BTI and 
HCI, respectively. This strategy can dramatically reduce the cost of SPICE simulation time 
while not giving up too much accuracy. It is straightforward to assume that cells from the same 
stress state share the same state probability and the same toggle rate. Furthermore, all the cells 
in one stress state share the same lifetime distribution.
For BTI, the stress states are partitioned by state probabilities. The 0% stress state means that 
0% of time the cell is storing a ‘1,’ while the 100% stress state means a ‘1’ is stored all the time. 
For HCI, the stress states are the percentage of the maximum toggle rate that we observed, 
that is, 0%, 5%, 10%, …, 100% of the maximum toggle rate. Figures 3(b) and 4(b) show an 
example for the stress-state distribution for BTI and HCI, respectively, for a 32 KB data cache. 
The stress-state distribution not only depends on the benchmark that is running but also 
depends on the configuration of the cache system. We will discuss this impact in Section 5.
As process variations are considered, the lifetime of each SRAM cell is now a distribution rather 
than a value. With Monte Carlo simulations, the lifetime distribution is computed for each 
stress state. Importance sampling [36] was employed to have sufficient samples for the tail part 
of the distribution. Figures 8 and 9 show the lifetime distributions for five representative stress 
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states, for BTI and HCI, respectively. As shown, for BTI, 50% stress state has the best lifetime, 
while for HCI, the lowest switching rate results in the best lifetime.
Log-normal distribution is the best fit for the lifetimes in Figures 8 and 9. Once the fitted 
log-normal distributions are determined, it is straightforward to obtain the failure rate of an 
SRAM cell,  PF 
bit
 , as a function of time,  t :
  PF 
bit
  = Probability of  (Lifetime < t) . (5)
Then, the failure probability of a word can be calculated, assuming no error correction codes:
  PF 
word
  = 1 −  ∏ 
i=1 
N (1 −  PF  bit i  ) (6)
Figure 8. The BTI lifetime distribution of an SRAM cell when it is under a specific duty cycle stress state. Five duty cycle 
stress states are shown as follows: 0%, 30%, 50%, 80%, and 100%.
Figure 9. The HCI lifetime distribution of an SRAM cell when it is under a specific toggle-rate stress state. Five toggle-
rate stress states are shown: State N means a toggle rate of N times/μs.
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where N is the number of bits in one word,  PF 
word
 is the failure probability of a word, and  PF 
bit
 
is the failure probability of a bit. Without ECC, we can safely assume that if there is one cell 
fails to work, the whole memory system will fail. It is then straightforward to get the failure 
probability of the whole SRAM block:
  PF 
SRAM
  = 1 −  ∏ 
i=1 
 N 
word
  (1 −  FP  word i  ) (7)
where  N 
word
 is the number of words,  PF 
SRAM
 is the failure probability of of the memory block,  FP 
 word 
i
 
 
is the probability of failure of i -th word. As  PF 
bit
 is a function of time,  PF 
word
 is also a function of 
time, and so is  PF 
SRAM
 .
The inclusion of error correcting codes can detect and correct the internal data corruption in 
SRAMs. In this chapter, BCH codes [37] were used, which consumes seven additional bits per 
word and can correct one bit per word. With ECC, for a word containing N bits (including 
ECC), the failure probability of a word,  F 
word
 , is different from Eq. (6):
  PF 
word
  = 1 −  ∏ 
i=1 
N (1 −  PF  bit i  ) −  ∑ j=1 
N
 [ PF  bit j  ∗  ∏ i≠j (1 −  PF  bit i  ) ] (8)
In LEON3, the word size is N = 32 for the data cache without error correcting codes (ECC). 
With ECC, the word size is N = 39. Note that Eqs. (5) and (7) are the same for with ECC and 
without ECC.
5. Performance-reliability analysis for different cache configurations
In this section, we study the impact of cache configurations on cache reliability. Four categories 
are considered, including cache associativity, cache size, cache line size, and the replacement 
algorithm. The cache hit rates are also presented along with the cache reliability to analyze the 
performance-reliability tradeoffs. Besides, we also show the impact of error correction codes 
(ECC) on cache reliability.
Six benchmarks from MiBench [34] are tested: Qsort, SHA, CRC32, FFT, Basicmath, and 
Dijkstra. Qsort benchmark implements the classical Qsort algorithm on a large array of strings. 
SHA benchmark produces a 160-bit digest for a given input by using the classical secure hash 
algorithm. CRC32 benchmark performs a 32-bit Cyclic Redundancy Check (CRC) to detect 
errors in data transmission. FFT benchmark performs a fast Fourier transform on an array of 
data. Basicmath benchmark has many basic mathematical calculations, which usually do not 
have dedicated hardware support in embedded processors. Finally, the Dijkstra benchmark 
implements the well-known Dijkstra’s algorithm to get the shortest path between every pair 
of nodes on a large graph, which is stored in an adjacency matrix.
The state-probability (duty cycle) distributions are shown in Figure 10, for each of the six 
benchmarks mentioned above. It can be obviously seen that the distributions are leaning to the 
left. It is because in data cache memory, logic ‘0’ is more dominant than logic ‘1’ [38]. In fact, 
memory is typically initialized to all ‘0’s when allocated. This means, even if the benchmark is 
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writing a ‘0’ and ‘1’ to any bit with equal likelihood, logic ‘0’ is always stored longer than logic 
‘1’. There are some other reasons for ‘0’ being stored longer, including false Boolean values 
and NULL pointers are represented with ‘0’s, and most data in dense-form sparse matrices 
are ‘0’s [39].
In our setup, the microprocessor is running at 250 MHz frequency. For this level of frequency, 
BTI is dominant and the HCI effect has a smaller impact. This is because that BTI is indepen-
dent of frequency, while HCI is frequency dependent and 250 MHz is not a very high fre-
quency. However, the HCI effect would be more impactful if the microprocessor is working 
at higher frequencies.
The overall failure probability of the SRAM block is calculated based on the following equation:
  PF 
SRAM.Overall
  = 1 −  (1 −  PF 
SRAM.BTI
 ) ∗  (1 −  PF 
SRAM.HCI
 ) . (9)
where  PF 
SRAM.BTI
 is the failure probability due to BTI, and  PF 
SRAM.HCI
 is the failure probability due 
to HCI.
5.1. Associativity
There are three types of cache associativity: fully associative, direct mapped, and n-way set 
associative. For fully associative, data could be anywhere in the cache, making it very expensive 
to implement as it must check the tag of every cache line. For direct mapped, data can only go to 
a single cache line in the cache based on the memory address of the data. Set associative cache is 
a trade-off between direct mapped cache and fully associative cache. The cache is divided into 
‘n’ sets, and each set contains a number of cache lines. Four-way set associative means the cache 
is divided into sets that can fit four blocks each, while a two-way set associative means each set 
can hold two blocks. From this perspective, a fully associative cache of m cache lines is m-way 
set associative, and a direct mapped cache is actually 1-way set associative. Although higher 
associativity can achieve higher hit rate, it is more expensive in terms of timing and area cost.
In our work, we have implemented the LEON3 data cache with three different associativities: 
1-way, 2-way, and 4-way. Other configurations are kept the same: 16-byte cache line size, 
32 KB cache size, and LRU replacement algorithm.
Figure 11 shows the failure probability of the whole data cache for two illustrative bench-
marks: Basicmath and Dijkstra (other benchmarks have a similar trend). The hit rates for 
Figure 10. The duty cycle distributions of SRAM cells in a two-way 32 KB data cache while the microprocessor is running 
six different benchmarks.
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1-way, 2-way, and 4-way associativity for Basicmath are 96.12%, 96.33%, 96.36%, respectively. 
For Dijkstra, they are 62.23%, 64.81%, and 65.54%, respectively. It is seen from the results that 
although higher associativity can get higher hit rates, it adversely impacts the reliability.
5.2. Cache line size
When the processor accesses a part of memory that is not already in the cache, it loads a 
chunk of the memory around the accessed address into the cache, hoping that it will soon 
be used again. When data are transferred between cache and main memory, this chunk of 
data is handled in a fixed size, called cache lines. A cache can only hold a limited number of 
lines, determined by the cache size. For example, a 64 KB cache with 64-byte lines has 1024 
cache lines. In LEON3, cache line size can be configured as 16-byte or 32-byte. Other configu-
rations are kept the same: two-way set associative, 32 KB cache size, and LRU replacement 
algorithm.
Figure 12 shows the failure probabilities for 16-byte and 32-byte cache line size for the six 
tested benchmarks. It is obviously seen that, for all the tested benchmarks, 32-byte cache line 
has lower failure probability than 16-byte, meaning 32-byte configuration is more reliable 
than 16-byte. Besides, 32-byte also achieves better hit rates than 16-byte for four of the six 
Figure 12. The failure probabilities in 6 years for 16-byte cache line and 32-byte cache line for six applications. The 
hit-rate improvement is also shown, defined as the improvement of using 32-byte cache line compared to 16-byte line.
Figure 11. The failure probability as a function of time for three different associativities and two benchmarks.
Dependability Engineering98
benchmarks except for SHA and Basicmath, and hit rates for 32-byte and 16-byte are almost 
the same. Overall, from our observation, larger cache line size can improve both hit rate and 
reliability.
The reason for that is, a cache miss in a 32 Byte cache line can produce more recovery cycles 
up to 256 (32 × 8) SRAM cells, which is twice as with a 16-byte cache line (16 × 8 SRAM cells). 
The more BTI recovery cycles, the better reliability the cache would have.
5.3. Cache size
In our experiments, we have set five different cache sizes for the data cache of LEON3: 4, 16, 
32, 64, and 128 KB. Other configurations are kept the same: two-way set associative, 16-byte 
cache linesize, and LRU replacement algorithm. In Figure 13, the hit rate and probability that 
the data cache fails in 6 years are presented for different cache sizes. As expected, the larger 
the cache size, the cache is more vulnerable and less reliable. For hit rate, although larger cache 
size always results in better hit rates, the improvement is little when cache size is larger than 
32 KB. It is also worth noting that larger cache size causes more area and more power.
5.4. Replacement algorithm
If all the cache lines in the cache are in use, when the microprocessor accesses a new line, one 
of the lines currently in the cache must be evicted to make room for the new line. The policy 
that the microprocessor uses to choose the entry to evict is called the replacement policy.
The heuristic of any replacement policy is that it tries to predict which existing entry is the 
least likely to be used in the future. The most common replacement policy in modern proces-
sors is least recently used (LRU) policy. The Least-Recent-Replaced (LRR) algorithm evicts 
the cache entry, which is least recently replaced. Another replacement policy is random 
replacement, meaning that a random cache line is selected for eviction. Among them, random 
Figure 13. The hit rate and the failure probability in 6 years are shown for five different cache sizes and for three 
applications.
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replacement policy is the simplest. It has low area overhead but suffers from poor cache effi-
ciency. LRR algorithm uses one extra bit in the tag part, and it also has low area overhead. 
LRU algorithm typically has the best performance but with the cost of the highest area over-
head among the three.
In this chapter, we have configured LEON3 to three different replacement algorithms, LRR, 
LRU, and Random. Other configurations are kept the same: two-way set associative, 16-byte 
cache line size, and 32 KB cache size.
Figure 14 shows the failure probabilities for the three replacement algorithms as well as the 
hit-rate improvement of LRU and LRR compared to Random. As expected, LRU has the best 
hit rate for all the tested benchmarks. However, seen from the results, it has lower reliability 
compared to LRR and Random. The reason for the abovementioned results is LRU has better 
hit rate and fewer misses, which result in fewer recovery cycles.
Figure 15. The failure probabilities of the two-way 32 KB data cache with and without ECC codes are shown as a function 
of time for three applications.
Figure 14. The failure probabilities in 6 years for 16-byte cache line and 32-byte cache line for six applications. The 
hit-rate improvement is also shown, defined as the improvement of using 32-byte cache line compared to 16-byte line.
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5.5. Error correcting codes
Error correcting codes (ECC) is used to detect and correct internal data corruptions in SRAMs. 
It uses some extra bits to check the data consistency and to correct the corrupted data. As 
mentioned, BCH codes [37] was used which consumes seven additional bits per word and 
can correct one bit per word, meaning the number of bits per word is 39 with the inclusion of 
ECC for LEON3.
Figure 15 shows the failure probabilities of the data cache for with and without ECC. Again, 
the failure probabilities are a function of time. Three illustrative benchmarks are present (other 
benchmarks have similar results). As shown in the results, ECC can significantly improve 
cache reliability.
6. Insights and conclusions
We have shown the reliability and performance of the data cache for different configurations. 
For associativity, larger associativity has better performance but worse reliability. According to 
the results, two-way set associative cache achieves the optimal performance-reliability balance. 
For cache line size, 32-byte cache line is better than 16-byte in both performance and reliability. 
Cache size is of great significance to cache reliability. We also observed that when cache size 
increases larger than 16 KB, the cache reliability dramatically drops while the performance (hit 
rate) has very limited improvement. For replacement algorithm, ‘Random’ replacement policy 
has the worst hit rate but the best reliability, while the popular LRU algorithm has the best hit 
rate but the worst reliability among the three. Therefore, tradeoffs can be made between the 
three replacement algorithms. ECC always improves reliability with area and power overhead.
Overall, experimental results show that the cache size and ECC codes are of great significance 
to cache reliability, while other metrics have smaller impact. According to the performance-
reliability evaluation, an optimal tradeoff could be achieved for the cache design in a micro-
processor system.
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